# ICECUBE DOMAPP CPU FPGA Interface Version 1.11



Thorsten Stezelberger TStezelberger@lbl.gov Lawrence Berkeley National Laboratory

October 17, 2006

# Contents





# <span id="page-2-0"></span>1 Introduction

The DOM Main Board contains an Altera Excalibur chip. This chip combines an ARM 9 CPU and an Altera APEX20KE FPGA. The firmware and software in this chip control the data taking, communication, calibration and the monitoring of the DOM Main Board.

The purpose of this document is to describe the interface between the FPGA part and the CPU part in the Excalibur.

The interface definitions in this document are based on the baseline configuration. The baseline configuration is the EPXA4 member of the Altera Excalibur family and two 16MB Micron SDRAM chips.

## <span id="page-3-0"></span>1.1 Altera Excalibur Overview

This section is intended to give an overview of the available interfaces between the CPU and the FPGA in the EPXA4. See figure 1 for a block diagram of the interfaces in the EPXA4.

The STRIPE TO PLD bridge enables the CPU to access slave resources in the FPGA. This is used to implement a register interface in the FPGA. The PLD TO STRIPE bridge allows the FPGA to use resources in the CPU section like the SDRAM. This allows for a DMA data transfer into the SDRAM of the CPU. The Dual Ported Memory can be accessed from both, the CPU and the FPGA at the same time. Its size makes it ideal for the communications FIFO. The interrupt interface allows to send interrupts requests to the CPU.



Figure 1: EPXA4 Block Diagram

# <span id="page-4-0"></span>2 Registers

The registers in the FPGA use the STRIPE TO PLD bridge.

The registers are 32bit wide and respond to 32bit accesses only. All bits in the registers are high active (1=enabled; 0=disabled).

## <span id="page-4-1"></span>2.1 Register overview

Table 1 gives a list of the registers in the FPGA and their addresses. See the following sections for a detailed description of these registers.

<span id="page-4-2"></span>

continued on next page



continued from previous page

Table 1: Registers (R=read; W=write; NA=not applica-

ble)

# <span id="page-5-0"></span>2.2 Register description

## <span id="page-5-1"></span>2.2.1 Version Information

The Version Information is 16bit wide but is in a 32bit word. The upper 16 bit are not defined. For information about the available features available for a giver version number see ...... .



Ask Arthur for a reference or see CVS dom-fpga/scripts !

<span id="page-6-1"></span>Table 2: Version Information

### <span id="page-6-0"></span>2.2.2 Trigger Source

Each of the bits in the "Trigger Source" register in table [3](#page-7-2) if enabled can trigger the ATWD. All the trigger sources are ORed together.

Only one of the two discriminators, SPE and MPE, can be activated at one time. If both, the SPE and the MPE discriminator, are enabled only the SPE discriminator can trigger! This limitation is introduced to ensure the fastest possible trigger time in the FPGA.

| Bit            | Function                 |
|----------------|--------------------------|
| 0              | SPE discriminator        |
| 1              | MPE discriminator        |
| $\overline{2}$ | CPU forced               |
| 3              | Frontend pulser          |
| $\overline{4}$ | On board LED             |
| $\mathbf 5$    | Flasher board            |
| 6              | Frontend R <sub>2R</sub> |
| 7              | ATWD R2R                 |
| 8              | Local coincidence UP     |
| 9              | Local coincidence DOWN   |

<span id="page-7-2"></span>Table 3: Trigger Source register

### <span id="page-7-0"></span>2.2.3 Trigger setup

The LBM Control register is for future use. Currently no function is assigned to it. Do not use. I could be used for things like artificial dead time.

## <span id="page-7-1"></span>2.2.4 DAQ

The "DAQ" register (see Table [4\)](#page-8-0) defines the modes of data acquisition. It doesn't hold the specific information for the modes, it just selects the modes.

| Bit            | Function                   |
|----------------|----------------------------|
| $\mathcal{O}$  | Enable Data Taking         |
| 1              | Enable ATWD A              |
| $\overline{2}$ | Enable ATWD B              |
| $10 - 8$       | DAQ Mode                   |
| $14 - 12$      | <b>ATWD</b> Mode           |
| $18 - 16$      | LC Mode                    |
| 19             | Disable LC Heart Beat Mode |
| $22 - 20$      | LBM Mode                   |
| $26 - 24$      | Compression Mode           |
| 28             | Enable IceTop Mode         |

<span id="page-8-0"></span>Table 4: DAQ register

LC Heart Beat Mode: Heart Beat Mode doesn't require local coincidence for the calibration triggers ("Dark", Frontend PMT-like Pulser, Onboard LED, Flasher Board, Frontend R2RLadder and ATWD R2RLadder). If the Heart Beat Mode is disabled, the above mentioned trigger require LC if the DAQ LC Mode is other than "OFF".

Sequence to avoid "old" data in the LBM in stop when full mode. When the LBM is full the FPGA internal buffers fill up too. To clear the FPGA internal buffers they have to get flushed into the LBM. To do this disable data taking, then reset the LBM pointer, wait at least  $500\mu s$ , then reset the LBM pointer again.

|    | Value   Mode   |
|----|----------------|
|    | ATWD & FADC    |
|    | FADC only      |
| 9  | Timestamp only |
| ب. | <b>TRD</b>     |

<span id="page-8-1"></span>Table 5: DAQ Modes

All Modes need at least one ATWD enabled, otherwise no data is taken. This is because the data flow through the FPGA is linked to the ATWDs, even if no ATWD data is taken. The DAQ Mode "Timestamp only" does not



use the local coincidence system due to the short dead time. Also, "Timestamp only" Mode does not generate a valid Chargestamp.

#### <span id="page-9-0"></span>Table 6: ATWD Modes

The Local Coincidence Modes (see Table 7) are OFF, SOFT and HARD. In HARD mode all events without an incoming local coincidence signal will not get recorded. In SOFT mode only the timestamp will get recorded. In OFF mode all events get recorded.

| Value         | Mode          |
|---------------|---------------|
|               | OFF           |
|               | <b>SOFT</b>   |
| $\mathcal{D}$ | <b>HARD</b>   |
| 9             | <b>FLABBY</b> |

<span id="page-9-1"></span>Table 7: Local Coincidence Modes

In order to avoid problems, like corrupt data, the LBM pointer must only get reset when data taking os off. The LBM pointer does not reset automatically when data taking gets disabled.

| Value   Mode          |
|-----------------------|
| wrap endless          |
| stop when buffer full |
| <b>TBD</b>            |
| <b>TBD</b>            |

<span id="page-9-2"></span>Table 8: LBM Modes

The "Compression Mode" (see Table 9) selects what data gets stored in the look back memory. Compression "OFF" stores the raw events. Compression "ON" stores the compressed events. Compression "BOTH" creates two data records one for raw data and one for compressed data.

| Value | Mode        |
|-------|-------------|
| 1     | OFF         |
|       | ON          |
| 2     | <b>BOTH</b> |
| ર     | TBD         |

<span id="page-10-3"></span>Table 9: Compression Modes

#### <span id="page-10-0"></span>2.2.5 LBM Control



<span id="page-10-4"></span>Table 10: LBM Control

A reset of the LBM pointer takes effect for the next 2k data block written to lock back memory. A LBM pointer reset should only occur when data taking is off.

#### <span id="page-10-1"></span>2.2.6 LBM Pointer

The LBM pointer is a byte pointer and points to the next address the DOMAPP firmware will write to. With its 32 bits the LBM pointer is larger than necessary given the available memory size. The extra bits are intended to allow the software to detect if pointer wrapped around.

### <span id="page-10-2"></span>2.2.7 DOM Status

The DOM Status register (see Table [11\)](#page-11-1) holds monitor and debug information like ATWD A/B acquires, digitizes, readout, is busy, .... TBD.

| Bit            | Function                             |
|----------------|--------------------------------------|
| $\overline{0}$ | A busy                               |
| $\mathbf{1}$   | A FADC busy                          |
| $\overline{2}$ | A Buffer full                        |
|                |                                      |
| 8              | B busy                               |
| 9              | <b>B</b> FADC busy                   |
| 10             | <b>B</b> Buffer full                 |
|                |                                      |
| 16             | AHB_Master bus_error                 |
| 17             | AHB_Master slavebuserrint            |
| 18             | AHB_Master bus_error Latched         |
| 19             | AHB Master slavebuserrint Latched    |
| 20             | Transferring Engineering Data to LBM |
| 21             | Transferring Compressed Data to LBM  |
|                |                                      |
| 24             | SPE discriminator                    |
| 25             | MPE discriminator                    |
|                |                                      |
| 29             | toggle bit 5MHz based on 20MHz clock |
| 30             | toggle bit 5MHz based on 40MHz clock |
| 31             | toggle bit 5MHz based on 80MHz clock |
|                |                                      |

<span id="page-11-1"></span>Table 11: DOM Status register

#### <span id="page-11-0"></span>2.2.8 Systime

The Systime register allows the CPU to read the system time. The system time is used in the FPGA for timestamping. The system time has 25*ns* resolution. The system time starts at 0 at power up.

Due to the length of the system time it is necessary to split it into two registers. The Timestamp LSB register holds the lowest 32 bit and the Timestamp MSB register holds the highest 16 bit.

#### <span id="page-12-0"></span>2.2.9 Local Coincidence Control

The Local Coincidence Control register (see Table 12) holds the setup information for the LC like nearest neighbor or far neighbor. Send or not send LC.

For the purpose of Local Coincidence, up and down refer to the labelling on the DOM Main Board.



<span id="page-12-1"></span>Table 12: Local Coincidence Control

The Pre/Post Discriminator LC Window range from 25*ns* to 1*.*6*µs* in 25*ns* increments.

"Self Local Coincidence" gives the possibility to overwrite the normal local coincidence behavior. With "Self Local Coincidence" a DOM can keep certain hits even at the absence of a local coincidence with its neighbors.

"Self Local Coincidence" works as follows; if a high amplitude signal is captured, one wants to store the signal no matter if it is accompanied by an local coincidence.

Self Local Coincidence is done using the discriminators. The "Self Local Coincidence Mode" specifies which discriminator is used to detect the high amplitude signal. The "Self Local Coincidence Window" specifies the time frame after a ADC launch within a high amplitude signal must get detected to satisfy Self Local Coincidence. The "Self Local Coincidence Window" is given in 25*ns* clock cycles. The "Self Local Coincidence Window" must not longer than the "Post LC Window" plus the longest "LC cable Length" for

the set "LC length". Otherwise the Self Local Coincidence behavior is not defined.

|    | Value   Function         |
|----|--------------------------|
|    | OFF                      |
|    | <b>SPE</b> Discriminator |
| ') | MPE Discriminator        |
|    | <b>TRD</b>               |

<span id="page-13-2"></span>

## <span id="page-13-0"></span>2.2.10 LC Cable Length Up



<span id="page-13-3"></span>

Distance is given in 25ns units. The distance includes electronics delays!

## <span id="page-13-1"></span>2.2.11 LC Cable Length Down

| <b>Bits</b> | Function                      |
|-------------|-------------------------------|
| $6 - 0$     | Neighbor Distance 0           |
| $14 - 8$    | Neighbor Distance 1           |
| $22 - 16$   | Neighbor Distance 2           |
|             | $30 - 24$ Neighbor Distance 3 |

<span id="page-13-4"></span>Table 15: LC Cable Length Down

#### <span id="page-14-0"></span>2.2.12 Calibration Source Control

The "Calibration Source Control" has the top level control of all the calibration sources in the DOM.

The DOM main Board has two calibration sources with arbitrary waveform generators. The arbitrary waveform generators use R2R ladders. The waveform generators are the Frontend R2R Ladder and the ATWD R2R Ladder. The Frontend R2R Ladder is connected the analog front-end after the delay line. The ATWD R2R Ladder is connected to the multiplexer at channel 3 on the ATWDs. The arbitrary waveform for the two R2R ladders is stored in the R2R Ladder Pattern in section [2.2.33.](#page-22-1) When the R2R ladders are used, all 256 entries get send with a rate of 40MSamples.

| Bit            | Function                 |
|----------------|--------------------------|
| 0              | "Dark"                   |
| 1              | Frontend PMT-like pulser |
| $\overline{2}$ | Onboard LED              |
| 3              | Flasher Board            |
| 4              | Frontend R2R Ladder      |
| 5              | ATWD R2R Ladder          |
| $14 - 12$      | Calibration Mode         |
| $19 - 16$      | ATWD launch offset       |
| $28 - 24$      | Pulser rate              |

<span id="page-14-1"></span>Table 16: Calibration Source Control

The "Dark" mode allows to generate a launch signal for the ATWDs without activating one of the pulser sources. This mode can get used to acquire pedestal waveforms.

More than one Calibration Source can get turned on at a given time. In this case, they "flash" at the same time.

The pulser rate is given in equation 1. One must not set the "pulser rate" higher than 17. Functionality is not guaranteed beyond this point.

$$
Rate = \frac{1}{25ns 2^{26}} 2^{PulserRate}
$$

$$
PulserRate = 0 \cdots 17
$$
 (1)

# *OR* Rate = low − highedge (systimebit (26 − *PulserRate*))

The "Calibration Mode" (Table 17) selects when the calibration Sources should get used. The setting "OFF" doesn't use the calibration Sources at all. The setting "Repeating" flashes the calibration sources at the low-high edge of the to the rate corresponding bit in the systime. The setting "Time Match" flashes the calibration sources once the next time the time in the "Calibration Time" register matches the systime. The setting "CPU Forced" flashes the calibration sources when the CPU writes the correct value into the "Calibration CPU Launch" register.

| Value | Function   |
|-------|------------|
|       | OFF        |
|       | Repeating  |
| '2    | Time Match |
| 2     | CPU Forced |

<span id="page-15-1"></span>Table 17: Calibration Mode

The ATWD launch offset is the time between triggering the Calibration Source and forced triggering an ATWD. The offset is given as 4 bit twos complement from −8 to +7 25*ns* clock cycles. See equation 2.

The "flash" of the calibration sources is fixed relative to the set "flash" time. The ATWD launch moves relative to the calibration source "flash" as set by the "ATWD Launch Offset".

ATWD Launch Offset = 
$$
-(t_{trigger\ calibration\ source} - t_{trigger\ ATWD})
$$
 (2)

#### <span id="page-15-0"></span>2.2.13 Calibration Time

The "Calibration Time" register holds the 32 bit time when the Calibration Sources should flash the next time. The "Calibration Time" is given as the lower 32 bit of the "Systime". The upper 16 bit are don't care.

In order to use the "Calibration Time" feature the calibration sources have to get "armed" after time is set. The "arming" done by setting the "Calibration Mode" to OFF and then to "Time Match".

#### <span id="page-16-0"></span>2.2.14 Calibration CPU Launch

The "Calibration CPU Launch" register is used to initiate a CPU forced flash of the calibration sources. The CPU must write *A*5*hex* into the low 8 bit in order to flash the calibration sources.

#### <span id="page-16-1"></span>2.2.15 Last Calibration Flash Time

The "Last Calibration Flash Time" register holds the system timestamp of the last flash. The LSB register contains the lower 32 bit of the timesatmp and the MSB register contains the upper 16 bit of the timestamp. The actual "flash" happened 2 clock cycle later.

#### <span id="page-16-2"></span>2.2.16 Rate Monitor Control

The Rate Monitor Control register (see Table 18) has the setup information for the rate monitors. the rate monitors count discriminator hit with a gate time of one second. There are two rate monitors, one for the SPE and one for the MPE discriminator. The settings are the same for the SPE and the MPE rate meter. The Artificial Discriminator deadtime ranges from 100*ns* to 102*.*4*µs* is 100*ns* increments.



<span id="page-16-5"></span>Table 18: Rate Monitor Control

#### <span id="page-16-3"></span>2.2.17 Rate Monitors

The Rate Monitors hold in the low 16 bits the discriminator hits counter in the last gate time window of 1s. The unused bits are 0. There are two registers, one for the SPE and one for the MPE discriminator.

#### <span id="page-16-4"></span>2.2.18 Supernova Meter Control

The Supernova Meter counts continuously discriminator hits within the given "gate Time" and puts the results into the "Supernova Data" register (Section 2.2.19. The counter employs a set able "Dead Time" after each counted discriminator hit. The Supernova Meter can count either the SPE or the MPE discriminator (see table 20).



<span id="page-17-1"></span>Table 19: Supernova Meter Control register

The Dead Time ranges from 6*.*4*µs* to 819*.*2*µs* in 6*.*4*µs* increments. The Dead Time is calculated as follows.

Dead Time = ("Dead Time Register" + 1)  $*6.4\mu s$ The Gate Time is fixed to  $1.6384ms = \frac{1}{40MHz}2^{16}$ .

| Value | Function   |
|-------|------------|
|       | OFF        |
|       | <b>SPE</b> |
| '2    | MPE        |
|       | <b>TBD</b> |

<span id="page-17-2"></span>Table 20: Supernova Meter Enable

#### <span id="page-17-0"></span>2.2.19 Supernova Data

| <b>Bits</b> | Function          |  |  |
|-------------|-------------------|--|--|
| $3 - 0$     | Data time slot 0  |  |  |
| $7 - 4$     | Data time slot 1  |  |  |
| $11 - 8$    | Data time slot 2  |  |  |
| $15 - 12$   | Data time slot 3  |  |  |
| $31 - 16$   | Timestamp 31 - 16 |  |  |

<span id="page-17-3"></span>Table 21: Supernova Data register

The 16 bit timestamp shows the systime bits 31 - 16 at the end of the gate time for "Data time slot 3". At then end of "Data time slot 0" the systime bits 15 - 0 are always 0001*hex*.

#### <span id="page-18-0"></span>2.2.20 Interrupt Enable

The "Interrupt Enable" register is used to enable the interrupt sources in the FPGA. For a list of the available interrupt sources see table [32.](#page-24-4) Disabling an active interrupt will also clear it.

#### <span id="page-18-1"></span>2.2.21 Interrupt ACK

Reading the "Interrupt ACK" register will show the pending interrupts. Writing the "Interrupt ACK" register will clear the selected interrupts. Writes to the "Interrupt ACK" register are self clearing. For a list of the available interrupt sources see table [32.](#page-24-4)

### <span id="page-18-2"></span>2.2.22 Flasher Board Control

This signal is directly mapped to the corresponding signal of the flasher board interface.

The DOMAPP FPGA does not support the flasher board JTAG interface.



<span id="page-18-4"></span>Table 22: Flasher Board Control Register

#### <span id="page-18-3"></span>2.2.23 Flasher Board Status

This signal is directly mapped to the corresponding signal of the flasher board interface.

The DOMAPP FPGA does not support the flasher board JTAG interface.

<span id="page-18-5"></span>

| Bits | Function |
|------|----------|
|      |          |

Table 23: Flasher Board Status Register

#### <span id="page-19-0"></span>2.2.24 Communication

This section needs input from Kalle. But at lest a Control and a Status register is required.

For the time being we need a TX and RX FIFO until Communications is mature enough for DPM.

<span id="page-19-1"></span>

Table 24: Communication Control Register



<span id="page-19-2"></span>Table 25: Communication Status Register

TX and RX data is stored in a ringbuffer. Where ptr read, write ... Transmit write address: transmit read address: receive read address: receive address:



Figure 2: Ringbuffer

Writing TX HEAD indicates ONE complete new message is in the TX buffer!! Used as indication, "message ready for transmit".

Writing RX TAIL indicates ONE complete message got read from the RX buffer!! Used to calculate the "packets in RX buffer" counter.

### <span id="page-20-0"></span>2.2.25 Communication packets in RX buffer

### <span id="page-20-1"></span>2.2.26 Communication error counters

#### <span id="page-20-2"></span>2.2.27 Communication Parameter Levels



<span id="page-20-3"></span>Table 26: Communication Parameter Levels register

#### <span id="page-21-0"></span>2.2.28 Communication Parameter Thresholds and Delays



<span id="page-21-4"></span>Table 27: Communication Parameter Thresholds and Delays register

#### <span id="page-21-1"></span>2.2.29 DOM ID

The DOM ID is a 48 bit number to identify the DOMMB by the communications firmware.

#### <span id="page-21-2"></span>2.2.30 Compression Control

This register holds information necessary to control compression. The register is specific to the "1-2-3-6-11 Delta Compression" which is implemented in the FPGA



<span id="page-21-5"></span>Table 28: Compression Control register

#### <span id="page-21-3"></span>2.2.31 IceTop Control

This Register controls IceTop specific functionality.

| Bits   Function                                    |  |
|--|--|
| $\boxed{1 - 0}$ IceTop ATWD Charge; Channel select |  |

<span id="page-21-6"></span>Table 29: IceTop Control Register

#### <span id="page-22-0"></span>2.2.32 Firmware Debugging

The Firmware Debugging register is used for development only. Do not use.

#### <span id="page-22-1"></span>2.2.33 R2R Ladder Pattern

The R2R Ladder pattern holds the waveform to be send to the frontend R2R and the ATWD R2R ladder. The waveform is used for both ladders. The memory is 8 bit wide and 256 entries deep. Only the low 8 bit of the 32 bit word are mapped to the R2R Ladder Pattern memory.



<span id="page-22-3"></span>Table 30: R2R Ladder Pattern Mapping

#### <span id="page-22-2"></span>2.2.34 ATWD Pedestal Pattern

The ATWD Pedestal Pattern location holds the pedestal information for the given ATWD for pedestal subtraction. The software has to write the pedestal pattern. In the case pedestal substitution is not desired the pedestal pattern must be filled with zeros. The pedestal pattern uses 10 bit signed numbers. The 10 bits of the pattern are the low 10 bits of the 32 bit word. There is one pedestal pattern for each channel of the ATWD. The pattern are in the order from channel 0 to channel 3. The lowest address holds the last sample. The pattern is in the order the data comes out of the ATWD. See Table [31.](#page-23-1) For ATWD B add 800*hex* to the address.

The following pseudo code illustrates the pedestal subtraction.

/\* for each sample \*/

```
/* raw and subtracted are unsigned */
/* pedestal and temp are signed */
temp = raw[index] - pedestal[index];if (temp <= 0) then
{
    subtracted[sample] = 0;
}
else
{
    if (temp >= 1023) then
    {
        subtracted[sample] = 1023;
    }
    else
    {
        subtracted[sample] = temp;
    }
}
```

| Addr     | Entry            |                                      |
|----------|------------------|--------------------------------------|
| 90001000 | ATWD A Channel 0 | Pedestal Sample 127                  |
| 90001004 |                  | ATWD A Channel 0 Pedestal sample 126 |
|          |                  |                                      |
| 900011FC |                  | ATWD A Channel 0 Pedestal sample 0   |
| 90001200 |                  | ATWD A Channel 1 Pedestal Sample 127 |
|          |                  |                                      |
| 900017FC |                  | ATWD A Channel 3 Pedestal sample 0   |

<span id="page-23-1"></span>Table 31: ATWD Pedestal Pattern

# <span id="page-23-0"></span>3 Dual Ported Memory

CHANGED! We use 32 bit now for TX and RX. Only the low 8 are used. On the CPU side the address increases by 4. For more information about how to access DPM from the CPU see the Altera Excalibur Hardware Reference Manual and the Altera Application Note 173 DPRAM Reference Design. The base addresses for the DPM are 80000000*hex* and 80010000*hex*.

## <span id="page-24-0"></span>3.1 Communication Transmit Buffer

32kB buffer 32 bit wide at 80000000*hex*. Interface and use TBD.

### <span id="page-24-1"></span>3.2 Communication Receive Buffer

32kB buffer 32 bit wide at  $80000000_{hex} + 32K (80010000_{hex})$ . Interface and use TBD.

## <span id="page-24-2"></span>4 Interrupts

The Excalibur chip offers 6 interrupts to the CPU. The defined interrupts are listed in table 32.



<span id="page-24-4"></span>Table 32: Interrupt Sources

# <span id="page-24-3"></span>5 Look Back Memory

The FPGA writes the event information into the Look Back Memory section of the SDRAM through the PLD to STRIPE bridge. The 8MB SDRAM space reserved as Lock Back Memory is from 01000000*hex* to 01FFFFFF*hex*. The SDRAM access from the FPGA is 32 bit only.

If it is selected to save the compressed and the full data there will be two events in the LBM. One for the raw event an done for the compressed event.

Events are aligned to the to 2 kbyte boundaries in the Look Back Memory.

### <span id="page-25-0"></span>5.1 Raw Data Format

The Raw Data is divided into three sections. The three sections are Header data, FADC data and ATWD data.

#### <span id="page-25-1"></span>5.1.1 Raw Data Format Header

The Header starts at offset address +0*hex*.



<span id="page-25-2"></span>Table 33: Raw Data Format Header



<span id="page-25-3"></span>Table 34: ATWD Size

Dead time is given in 25ns clock cycles and measures the time between an "ATWD" launch and writing data into the internal buffer memory.

#### <span id="page-26-0"></span>5.1.2 Raw Data Format FADC Data



If available, FADC data starts at offset address +10*hex*.

<span id="page-26-2"></span>Table 35: Raw Data Format FADC Data

#### <span id="page-26-1"></span>5.1.3 Raw Data Format ATWD Data

If available, ATWD data starts at offset address +210*hex*.

Table [36](#page-27-1) shows the location of the ATWD data in the LBM if available.

| Address (hex)     | <b>Bits</b>        | Function                  |
|-------------------|--------------------|---------------------------|
| $+210$            | $9 - 0$            | ATWD channel 0 sample 127 |
| $+210$            | $25 - 16$          | ATWD channel 0 sample 126 |
| $+214$            | $9 - 0$            | ATWD channel 0 sample 125 |
| $+214$            | $25 - 16$          | ATWD channel 0 sample 124 |
|                   |                    |                           |
| $+30\overline{C}$ | $9 - 0$            | ATWD channel 0 sample 1   |
| $+30C$            | $25 - 16$          | $ATWD$ channel 0 sample 0 |
| $+310$            | $9 - 0$            | ATWD channel 1 sample 127 |
| $+310$            | $25 - 16$          | ATWD channel 1 sample 126 |
|                   |                    |                           |
| $+40C$            | $9 - 0$            | ATWD channel 1 sample 1   |
| $+40C$            | $25 - 16$          | ATWD channel 1 sample 0   |
| $+410$            | $9 - 0$            | ATWD channel 2 sample 127 |
| $+410$            | $25 - 16$          | ATWD channel 2 sample 126 |
|                   |                    |                           |
| $+50C$            | $\overline{9}$ - 0 | ATWD channel 2 sample 1   |
| $+50C$            | $25 - 16$          | ATWD channel 2 sample 0   |
| $+510$            | $9 - 0$            | ATWD channel 3 sample 127 |
| $+510$            | $25 - 16$          | ATWD channel 3 sample 126 |
|                   |                    |                           |
| $+60C$            | $9 - 0$            | ATWD channel 3 sample 1   |
| $+60C$            | $25 - 16$          | ATWD channel 3 sample 0   |

<span id="page-27-1"></span>Table 36: Raw Data Format ATWD Data

# <span id="page-27-0"></span>6 Miscellaneous

This document uses absolute addresses but this depends on the memory map used by the CPU. The addresses in this document are based on the agreed memory map.

All undefined bit are reserved for future use and if written should be 0. This document is compiled based on the information provided by  $^1$  Azriel

<sup>&</sup>lt;sup>1</sup>The name appear in no special Order

Goldschmidt, David Nygren, Arthur Jones, Kael Hanson.

# <span id="page-28-0"></span>7 Corresponding FPGA Versions



<span id="page-28-1"></span>Table 37: Current Versions

# <span id="page-29-0"></span>8 Acronyms



# <span id="page-30-0"></span>9 Change Log



# Todo / Comments

- Dave: no calibration pulse if ATWD if busy already
- Note to myself: AHB2 is half the CPU speed
- $\bullet$  LAT<sub>E</sub>X

# List of Tables



